- 1. A method comprising:
- transferring data from a host memory to an
- 2 Ethernet device; and
- processing the data without sending the data from
- 4 the host memory to an embedded memory associated with an
- 5 adapter that includes the Ethernet device.
- 1 2. The method of claim 1 including forming protocol
- 2 headers in the embedded memory.
- 1 3. The method of claim 1 including assigning
- 2 descriptors to point to headers and data.
- 1 4. The method of claim 3 including assigning
- 2 descriptors to point to headers and data in said embedded
- 3 memory and host memory.
- 1 5. The method of claim 1 including computing
- 2 checksums in firmware and in the Ethernet device.
- 1 6. The method of claim 1 including determining
- 2 whether data in said host memory is larger than an Ethernet
- 3 maximum transmit unit.

- 1 7. The method of claim 6 wherein if said data is
- 2 larger than an Ethernet maximum transmit unit, placing said
- 3 data in at least two different Ethernet packets.
- 1 8. The method of claim 7 including placing more
- 2 headers in one Ethernet packet than in another Ethernet
- 3 packet.
- 1 9. The method of claim 1 including forming a primary
- 2 inbound window to receive data from a host and forming a
- 3 secondary inbound window to receive data from said Ethernet
- 4 device, said secondary inbound window having the same base
- 5 address and limit as the primary inbound window.
- 1 10. The method of claim 1 including detecting the
- 2 address of an access request from an Ethernet device and
- 3 routing said request to the host memory or embedded memory
- 4 based on the address.
- 1 11. An article comprising a medium storing
- 2 instructions that enable a processor-based system to:
- 3 transfer data from a host memory to an Ethernet
- 4 device; and
- 5 process the data without sending the data from
- 6 the host memory to an embedded memory associated with an
- 7 adapter that includes the Ethernet device.

- 1 12. The article of claim 11 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to form protocol headers in the embedded memory.
- 1 13. The article of claim 11 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to assign descriptors to point to headers and data.
- 1 14. The article of claim 13 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to assign descriptors to point to headers and data in both
- 4 said embedded memory and host memory.
- 1 15. The article of claim 11 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to compute checksums in firmware and in the Ethernet
- 4 device.
- 1 16. The article of claim 11 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to determine whether data in said host memory is larger
- 4 than an Ethernet maximum transmit unit.
- 1 17. The article of claim 16 comprising a medium
- 2 storing instructions that enable a processor-based system

- 3 to, place said data in at least two different Ethernet
- 4 packets if said data is larger than an Ethernet maximum
- 5 transmit unit.
- 1 18. The article of claim 17 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to place more headers in an Ethernet packet than in another
- 4 Ethernet packet.
- 1 19. The article of claim 11 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to form a primary inbound window to receive data from a
- 4 host and form a secondary inbound window to receive data
- 5 from said Ethernet device, said secondary inbound window
- 6 having the same base address and limit as the primary
- 7 inbound window.
- 1 20. The article of claim 11 comprising a medium
- 2 storing instructions that enable a processor-based system
- 3 to detect the address of an access request from an Ethernet
- 4 device and route said request to the host memory or
- 5 embedded memory based on the address.
- 6 21. An adapter comprising:
- a processor to communicate with a host system
- 8 including a host memory;

3

- an Ethernet device coupled to said processor; and 9 an embedded memory coupled to the processor to 10 enable data to be transferred directly from the host memory 11 to the Ethernet device without being copied to said 12
- embedded memory. 13
 - The adapter of claim 21 including descriptors 1 that point to headers and data in said host memory and said 2
 - embedded memory. 3
 - The adapter of claim 21 wherein said processor 1 determines whether data in the host memory is larger than 2 an Ethernet maximum transmit circuit.
 - The adapter of claim 23 wherein said processor 1 places said data in at least two different Ethernet packets 2 when said data is larger than said maximum transmit 3
 - 4 circuit.
 - The adapter of claim 24 wherein said processor 1 places more headers in one Ethernet packet than in another 2 Ethernet packet. 3
 - 26. A system comprising: 1
 - a host processor; 2
 - a host memory coupled to said host processor; 3

9

- a bridge coupled to said host processor; and 4 an adapter coupled to said bridge, said adapter 5 including a processor, an embedded memory and an Ethernet 6 device, said adapter to transfer data directly from said 7 host memory to said Ethernet device without copying the 8 data to the embedded memory.
- The system of claim 26 wherein said bridge 1 detects the address of an access request from said Ethernet 2 device and routes said request to the host memory or 3 embedded memory based on said address. 4
- The system of claim 26 wherein said bridge 1 includes a primary and secondary address translation unit, 2 a primary memory coupled to the primary address translation 3 unit and a secondary memory coupled to the secondary 4 address translation unit. 5
- The system of claim 28 wherein the primary 1 inbound window of said primary memory is of the same size 2 as the secondary inbound window of said secondary memory. 3
- The system of claim 29 wherein said embedded 1 memory is cacheable. 2